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Abstract (<125 words): The quest for low power becomes highly compelling in newly emerging 
application areas related to wearable devices in the Internet of Things. Here, we report on a 
Schottky-barrier In-Ga-Zn-O thin-film transistor operating in the deep sub-threshold regime (i.e., 
near the OFF-state) at low supply voltages (< 1 volt) and ultra low power (< 1 nanowatt). By 
using a Schottky-barrier at the source and drain contacts, the current-voltage characteristics of 
the transistor were virtually channel-length independent with an infinite output resistance. It 
exhibited high intrinsic gain (> 400) that was both bias- and geometry-independent. The 
transistor reported here is useful for sensor interface circuits in wearable devices where high 
current sensitivity and ultra low power are vital for battery-less operation. 
 
One Sentence Summary: A thin film transistor in the almost OFF-state with ultra low power 
and high signal amplification for battery-less operation in wearables. 
 
Main Text (<2000 words): Thin-film transistors (TFTs) based on amorphous oxide 
semiconductors (AOSs), such as indium-gallium-zinc-oxide (i.e. In-Ga-Zn-O or IGZO), have 
been shown to be a highly promising candidate for large-area electronics because of their high 
mobility, low-temperature processability, and wide band-gap, hence high transparency and low 
OFF-current, compared with the ubiquitous silicon thin-film technology and more recently the 
organic family (1-8). For deployment of TFTs in mobile devices, such as wearables, low voltage 
and low power are crucial since the operation of the wearable device is challenged by the limited 
battery lifetime even if it is augmented with energy harvesting (9-12). Other TFT technologies 
are unlikely to meet these requirements because of their higher quiescent power (table S2) (1-8, 
13-16). 
     The approach used here to achieve ultra low-power is to operate the transistor in the deep sub-
threshold regime, i.e., near the OFF-state. Within this regime, the saturation drain current (IDS) of 
the Schottky-barrier (SB) TFT is independent of drain voltage (VDS), yielding an infinite output 
resistance (i.e., ro = ∂VDS/∂IDS → ∞). Indeed, the magnitude of the current is scaled geometrically 
only by the channel width (W) as opposed to the ratio of channel width-to-length (W/L) as in 
conventional transistors (see inset of Fig.1B). The insulated gate provides an effective means of 
modulating the SB height at the source contact and hence the thermionic emission (TE) and 
thermionic field emission (TFE) properties. Thus, the emission current into the channel is 
determined by the reverse saturation current of the Schottky diode at the source, which in turn is 
modulated by the gate voltage. As a result, the SB-TFT yields a large intrinsic gain that is 
independent of both geometry and bias. This bias independence of intrinsic gain and zero input 
current by virtue of the insulated gate makes the SB-TFT, operating near the OFF-state, capture 
the best of the bipolar junction transistor (BJT) and metal-oxide-semiconductor field-effect 
transistor (MOSFET) technology families (table S4) (16-18). 
     In order to form a Schottky contact at the source/drain contact of the IGZO TFT, we 
decreased the electron concentration of the IGZO film by using a high oxygen-gas partial 
pressure against argon-gas, i.e., Pox = O2/(O2 + Ar), during the RF sputtering process, with 
subsequent thermal annealing for a more reliable contact (Fig.1A, fig.S1). Here, a high Pox was a 
means to compensate oxygen vacancies (Vox) which act as electron donors (7,19,20). Indeed, in 
the measured output characteristics, the MC-IGZO TFT (at Pox = 15%) provided Schottky 
characteristics at low VDS whereas the LC-IGZO TFT (at Pox = 4%) showed the usual ohmic 
behaviour (fig.S2). At higher VDS, both devices show current saturation (Fig.1B). More 
importantly, the SB-TFT (i.e., MC-IGZO TFT) has a much flatter output curvature compared to 
the ohmic device, yielding a much higher ro. In particular, the output characteristics of the ohmic 
device had a L-dependence (fig.S4). In contrast, the output characteristics of the SB-TFT were 
almost independent on L (Fig.1B). This can be explained with the saturation drain-current (Isat) 
relation as (21-23), 
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where n is the ideality factor (~ 1.7 of the examined device), AJ the contact area where electrons 
are emitted through TE-TFE rather than the drift-diffusion process, vth the thermal voltage (i.e., 
kBT/q, where kB is Boltzmann’s constant, T the absolute temperature, and q the elementary 
charge), and Jsat the saturation current density as a function of a gate voltage (VGS). Note that Isat 
is linearly proportional to AJ, and scales with W. In addition, the term (1-exp(-VDS/nvth)) is almost 
unity in the saturation regime since VDS >> nvth at 300 K, thus independent of VDS. These are 
consistent with the results in Fig.1B. Besides, Figs.1C-1E show input characteristics, in which a 
conceptual colour-bar of output power-consumption (Pout) for 1-volt-supply, normalized with W, 
is shown, clearly indicating each operational regime (Fig.1F). In particular, as seen in Fig.1D, the 
SB-TFT has a higher transconductance (gm). This can be explained with its smaller SS ~ 0.28 
V/dec compared to the ohmic device (Fig.1D, fig.S2, table S1). Since the intrinsic gain (Ai) of a 
transistor is defined as gmro, the SB-TFT provides a higher Ai associated with its higher ro and gm 
compared to the ohmic device (table S3).   
     To theoretically explain the results of the SB-TFT, we describe its operating principle is 
described in Fig.2. At a given VGS, the non-linear response of the drain current at VDS < the 
transition voltage (Vtran) suggests a forward-biased Schottky diode at the drain junction (Fig.2A). 
Here, the electron emission is modulated with VGS through an effective SB-lowering at the drain 
side (BD) (Fig.2B). When VDS > Vtran, IDS becomes firmly saturated because of the reverse-
biased Schottky diode at the source (Fig.2C). Note that this regime satisfies the condition of L >> 
WD, suggesting a negligible image-charge effect from the drain to source, where WD is the 
depletion width at the drain (Fig.2C, fig.S5A). Thus, the SB-lowering at the source (BS) is 
mainly a function of VGS modulating the current density expressed as,  
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Here, J0 is a reference current density. As seen in Fig.2D, the intercept (0) ~ 0.165 volt can be 
considered as an initial SB-lowering corresponding to the reference current level at VGS = the 
reference voltage (Vref). Note that an effective SB-lowering (e.g. BS) approximation is used to 
account for changes in the SB-width (WS) and hence, the degree of the quantum mechanical 
tunneling (fig.S5C) (23). 
     Based on the theory discussed with Fig.2, the output characteristics of the SB device for 
different VGS (ranging from 0 to 1 volt, in steps of 0.1 volts) were measured (movie S1) and 
modeled (Fig.3A). It shows good agreement with each other. Fig.3B shows the transfer 
characteristics for VDS of 0.5 volts and 1 volt. They are virtually identical, implying current 
saturation for VDS > Vtran ~ 0.48 volts. Also, it shows an exponential dependency on VGS, which 
can be explained with Eq.2 where BS(VGS) = 0(VGS-Vref) + 0. Note that 0 is a coefficient 
that describes the sensitivity of barrier lowering to VGS. The retrieved ro and gm for VDS = 1 volt 
are shown as a function of VGS (Fig.3C). Both follow an exponential law with an opposite 
proportionality on VGS, as described in Eqs.3 and 4. Their product gives a signal amplification 
factor, i.e. intrinsic gain (Ai): 
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where JB0 = J0 exp(-B0/vth) (eqs.S17-S21). As seen in Eq.5, Ai is not a function of either bias 
(e.g., VGS, VDS) or geometry (e.g., W and L), but a function of intrinsic parameters (e.g., 0, n vth, 
and a saturation voltage vsat). So, it is just a constant unlike the ohmic device. With Eq.5, Ai is 
calculated as ~ 450 with the retrieved values of intrinsic parameters (fig.S6), which is consistent 
with measurements (Fig.3D). Here, Ai of the SB-TFT is at least an order of magnitude higher 
compared to the ohmic IGZO TFT (table S3) and a typical Si-MOSFET (17,18). Because the 
SB-TFT operates at low voltage and low current, it is also electrically stable for over time 
(fig.S7). The low-power and high-gain performance of the SB-TFTs were applied to a common 
source amplifier as demonstrated in Fig.4 (movie S1). As seen in Figs.4A and 4B, the TFT-2 
(load), whose Vref was shifted to negative because of light stress, was used as a depletion load 
(fig.S8) (24).  Alternatively, a TFT with a larger W as a design parameter can also be employed 
(fig.S9A). As shown in Fig.4D, the circuit exhibits a high voltage gain (AV) > 220, and its 
output-power consumption (Pout) is very low < 150 picowatts (Fig.4D and 4F). Thus, it can even 
be driven by a nano-watt power source. 
     Our deep sub-T operating SB-TFT is fundamentally an ultra low-power and high-gain device 
which opens up possibilities for innovative system design in many applications, including 
wearables and implantable devices, where low power and low current analog signal-processing 
are essential requirements. In addition, the operating principle of the SB-TFT in the deep sub-T 
regime (i.e., near-OFF-state) brings together the best of two transistor families: the bias 
independence of gain of the BJT and zero input current of the MOSFET (table S4). Thus, the 
SB-TFT will bring about a new design paradigm for near-OFF-state sensor interfaces and analog 
front-end circuits (figs.S10-S12). 
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Figure Legends: 
Fig.1. Device structure and basic electrical characteristics. (A) Schematic cross-section of the 
examined device (inset: schematic illustrations of atomic structures for less compensated (LC) - 
and more compensated (MC) - IGZO films, respectively). (B) Measured IDS/W vs. VDS for MC 
and LC devices (inset: IDS/W vs. L). Measured input characteristics of each device: (C) in linear-
scale indicating the threshold voltage (VT), and (D) in log-scale indicating Vref, respectively (IG 
is a gate leakage current). (E) Measured gm/W of each device along with the ratio between them. 
(F) Conceptual colour-bar of Pout normalized with W for 1 V supply.  
Fig.2. Operating principle of the deep sub-T SB-TFT. (A) Band diagram along L when VDS < 
Vtran. Inset: an equivalent circuit representation. (B) Retrieved BD at drain contact as a function 
of VGS calibrated with Vref, i.e. VGS-Vref. (C) Band diagram along L when VDS > Vtran. Inset: an 
equivalent circuit representation. (D) Extracted BS at source contact as a function of VGS -Vref. 
Here, EC and EF denote the conduction band minima and Fermi level, respectively. 
Fig.3. Modulation characteristics and small signal parameters of the SB-TFT in the deep 
sub-T regime. (A) Measured IDS vs. VDS for a different VGS along with theory. Here, V0 is a 
threshold at which the source-side Schottky diode starts dominating. (B) Transfer characteristics 
for VDS = 0.5 and 1 V. (C) Experimental values of ro and gm as a function of VGS along with 
theory (dot lines). (D) Measured Ai of the SB-TFT as a function of VGS. 
Fig.4. Circuit-level demonstrations with the presented SB-TFTs. (A) Transfer characteristics 
of TFT-1 (driver) and TFT-2 (depletion load due to light stress), where IB and VB are determined 
as ~90 pA and ~0.5 V, respectively. (D) Common-source circuit diagram and its 3-D view. (C) 
Measured output voltage (Vout) as a function of input voltage (Vin) while using 2 V supply (VDD), 
(D) AV, (E) output current (Iout), and (F) Pout vs. Vin, respectively. 
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